Safe Haskell | None |
---|
LSC.Verilog
Documentation
moduleName :: Module -> String Source #
moduleReferences :: Module -> [String] Source #
instanceName :: ModuleItem -> Maybe String Source #
parseVerilog :: Text -> Verilog Source #
preprocessor :: Text -> Text Source #